Find Jobs
Hire Freelancers

System Verilog Example and Simulation

$10-30 USD

Completed
Posted over 4 years ago

$10-30 USD

Paid on delivery
(2) Random Examples must be created using System Verilog. The Examplesmust be simulated (Model Sim) and synthesized (SynplifyPro). Example figures attached. Results should be attached as a jpg or pdf.
Project ID: 22278305

About the project

2 proposals
Remote project
Active 4 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
Awarded to:
User Avatar
Hi I have been working on Verilog-VHDL and Xilinx and Altera FPGAs by more than 6 years. Please let me know if the requirement is still there I can work on it. Thanks
$20 USD in 1 day
4.8 (33 reviews)
6.1
6.1
2 freelancers are bidding on average $25 USD for this job
User Avatar
Hello, I am an electronic engineer with more than 6 years of expereine in system verilog programming and FPGA designs. I can easily do these cirucits simulated and synthesized and send to you. Looking forward to hearing back from you. Thank you Anusha
$30 USD in 1 day
4.7 (19 reviews)
4.9
4.9

About the client

Flag of UNITED STATES
Portland, United States
5.0
16
Payment method verified
Member since Oct 31, 2018

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.