DVLSI project 'ASIC design of face detection using haar wavelet'.
Use verilog, FPGA and Viola Jones algorithm
3 freelancers are bidding on average ₹19167 for this job
Design Engineer with Experience in large scale complex systems development with practicing in Verilog, SystemVerilog, Porgramming Firmware, C, C++. Let's Discuss further.