Closed

Asic Design / FPGA

16 freelancers are bidding on average $141 for this job

ahmedmohamed85

A proposal has not yet been provided

$275 USD in 2 days
(287 Reviews)
7.6
raulbehl

Hello! I am an experienced Engineer and have been helping out many on this platform. It would be great if I could help you out. Thank you! Relevant Skills and Experience Verilog/FPGA - 3+ years Proposed Milestones $6 More

$133 USD in 3 days
(47 Reviews)
5.6
uetian09ee506

Hi, we can chat regarding your project Relevant Skills and Experience Electrical Engineer Proposed Milestones $77.5 USD - Milestone 1 $77.5 USD - Milestone 2

$155 USD in 3 days
(31 Reviews)
5.0
$200 USD in 3 days
(15 Reviews)
3.9
kulwantsingh16

A proposal has not yet been provided

$90 USD in 3 days
(14 Reviews)
4.2
jasnaikaran

Hello, I am an electronics engineer having experience in FPGAbased system design for more than 5 years. Relevant Skills and Experience VERILOG/VHDL, FPGA, Electronics Proposed Milestones $55 USD - Verilog Code

$55 USD in 2 days
(5 Reviews)
3.1
$100 USD in 3 days
(3 Reviews)
2.7
ReconLogic

Hi! I am professional FPGA developer in Germany and proficient in Altera tools and FPGAs. I can develop a clock according to your board and specs with available user interfaces designs too. Relevant Skills and Experie More

$333 USD in 10 days
(2 Reviews)
2.8
$50 USD in 5 days
(2 Reviews)
2.6
nikj1101

hey, I'm experienced in Verilog and VHDL. I've worked on quartus. please get back if you need help

$132 USD in 3 days
(0 Reviews)
0.0
jenistenalbert

My handful experience in Verilog HDL coding will help me to design digital clock for you. I have implemented softcore processors in Quartus tool that will help me to complete this project. Relevant Skills and Experien More

$55 USD in 10 days
(0 Reviews)
0.0
$155 USD in 3 days
(0 Reviews)
0.0
LubaTovbin

I'd be happy to do this project. Relevant Skills and Experience I'm experienced in FPGA Design with Quartus tools. Proposed Milestones $38.5 USD - Block scheme in 4 days $38.5 USD - full RTL description in Verilog in More

$77 USD in 7 days
(0 Reviews)
0.0
hammadsamikhan

I am 4+ years experienced in Fpga IP core development.I can develop it at very low cost.

$35 USD in 3 days
(0 Reviews)
0.0
$155 USD in 3 days
(0 Reviews)
0.0
pekon

Hi, I 've 11+ yrs of experience in ASIC/FPGA design, and embedded software. I hope project needs more than just digital clock. so I'm placing higher bid. [url removed, login to view] Relevant Skills and Expe More

$250 USD in 7 days
(0 Reviews)
0.0