Closed

Project for rohi1710rohi1710

4 freelancers are bidding on average $14 for this job

rohi1710rohi1710

Hired by the Employer

$10 USD in 3 days
(4 Reviews)
4.5
tulikaranjansmit

I am Tulika Ranjan M.Tech in VLSI Design from NIT-Surathkal. I have been involved in an internship at NAL and LRDE (DRDO). Presently working with HCL Technologies Ltd. having 2+ years of experience. I am very profess More

$15 USD in 5 days
(0 Reviews)
0.0
ssi57e814d4beaeb

Writing Verilog HDL codes which can be synthesised is what I do everyday, so give me the opportunity to write verilog codes for complex functions which can be easily synthesised on an FPGA board.

$15 USD in 1 day
(0 Reviews)
0.0
$15 USD in 1 day
(0 Reviews)
0.0