Closed

Wanted technical writer for VLSI DFT

This project received 8 bids from talented freelancers with an average bid price of ₹64132 INR.

Get free quotes for a project like this
Employer working
Project Budget
₹37500 - ₹75000 INR
Total Bids
8
Project Description

Wanted technical writers who has knowledge in VLSI semiconductor DFT domain .

Main requirement is, given the lead, guidance and the basic outline of the concepts to be followed in book , the writer should be able to explore, formulate and ready the content on his own with practical examples, for my further review & correction, since for me time is a strict constraint .

--------------------------------------------------------------

VLSI

Design For Testability

(DFT)

A Practical Approach

-------------------------------------------------------------

CONTENTS

[url removed, login to view]

[url removed, login to view] and Quality

[url removed, login to view] for Testability

[url removed, login to view]

[url removed, login to view] Compression

[url removed, login to view]

[url removed, login to view] Simulation

[url removed, login to view] Built-In Self-Test

[url removed, login to view] Testing and Built-In Self-Test

10. JTAG

11. Core-Based Testing

12. Test mode timing closure

13. High Speed IO Testing

14. Analog DFT

15. Chip & Wafer level Testing

Looking to make some money?

  • Set your budget and the timeframe
  • Outline your proposal
  • Get paid for your work

Hire Freelancers who also bid on this project

    • Forbes
    • The New York Times
    • Time
    • Wall Street Journal
    • Times Online