Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    90 jobs found, pricing in NZD

    Write a simple verilog code to create dynamic lighting using led. see the attached files and respond

    $193 (Avg Bid)
    $193 Avg Bid
    10 bids

    know Verilog code, how how to use Quartus and FPGA board.

    $37 (Avg Bid)
    $37 Avg Bid
    8 bids

    Good Day I am interested in finding somebody who will be able to design an ASIC board for my team and I. It needs to be able to hash SHA256 in order to mine bitcoin. It is up to you to decide whether you will be using FPGAs or other off-the-shelf ICCs. You will be working with some of the greatest experts in manufacturing and bussiness. It must meet or surpass the following specifications: ...

    $661658 (Avg Bid)
    $661658 Avg Bid
    5 bids
    Simulink to VHDL 2 days left
    VERIFIED

    I have done a controller for a battery energy storage system using Matlab Simulink. I need to generate VHDL codes for my controller. If you have NOT done that, please do not wast my time.

    $33 (Avg Bid)
    $33 Avg Bid
    5 bids

    I need a simulation/ VHDL expert for my current project. If you have knowledge please bid. Details will be shared in message with the selected freelancers.

    $79 (Avg Bid)
    $79 Avg Bid
    7 bids

    I need a simulation/ VHDL expert for my current project. If you have knowledge please bid. Details will be shared in message with the selected freelancers.

    $11 - $75
    $11 - $75
    0 bids

    DESIGN AND TEST OF A DDR SDRAM INTERFACE FOR FPGA SYSTEMS Integrate and generate the IP core of DDR, then configure that IP Core, with DCM, PLL, FIFO, and some memory interface with State machine, possible to show the output of writing and reading the data,. with report of Area, power and delay,. Simulation in any standard simulator , Xilinx/Actel/libero

    $638 (Avg Bid)
    $638 Avg Bid
    11 bids

    1. FIR design and simultion in Matlab. 2. Implement in FPGA(Xilinx Virtex-6 LX240T) and inter-connect with other logic blocks. 3. define registers for FIR filter and gain setting such that user can download filter co-efficients and gain settings through software to FPGA.

    $1122 (Avg Bid)
    $1122 Avg Bid
    24 bids

    need somebody good in micro controller and has ever coded using vhdl

    $248 (Avg Bid)
    $248 Avg Bid
    18 bids

    Course: Computer Organization and Architecture Project: Design of MIPS Datapath components Using Logisim Objectives After completing this project you will: · Design a 32x 32 bit register file · Design a 32 bit arithmetic and logic unit (ALU) Register File The register file consists of 32 x 32-bit registers and has the following interface as shown in Figure 1: _ BusA and BusB...

    $64 (Avg Bid)
    $64 Avg Bid
    10 bids

    design and implementation of a MIPS CPU with Multi cycle Data path using the VHDL language

    $224 (Avg Bid)
    $224 Avg Bid
    14 bids

    the project must be developed in verilog to be executed on the Nexys4DDR ™ FPGA Board. In the video attached in the .zip, the operation of the project

    $118 (Avg Bid)
    $118 Avg Bid
    8 bids

    I need you to do pipelining for the MIPS-RISC (5 stage) Processor. I will give you the MIPS processor code, all you need to do is pipelining. I will upload the file once go through it. If you are interested, I will send you the code and question for which code has written.” Deadline is " Dec-03-2017 "

    $246 (Avg Bid)
    $246 Avg Bid
    12 bids

    Project: The project consists of multiple phases. It is to develop a logic analyzer and waveform viewer (LA/WV) that can send data to a PC for display. The data collection is done on the FPGA board. A microprocessor gets data from the FPGA board and sends data to the PC through either a Bluetooth modem or a USB port. The system supports one analog channel and one digital channel, with a single...

    $103 (Avg Bid)
    $103 Avg Bid
    2 bids

    I want to get throughput and latency results of network traffic(Ethernet packets processing) using two FPGAs, while i have throughput and latency results of using one FPGA, so i want to compare both these results. The results of using two FPGA chips should be better than using one FPGA.

    $964 (Avg Bid)
    $964 Avg Bid
    6 bids

    About timing violation at cross clock domain

    $36 (Avg Bid)
    $36 Avg Bid
    1 bids

    I need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. Thanks

    $15 / hr (Avg Bid)
    $15 / hr Avg Bid
    10 bids

    i need verilog code for 32bit mips single cycle it must contain instructions LW, SW, AND, ADD, ADDI, SUB, SLT, SLTI,b,BEQ, BNE, J, JAL and JR. and write a test-bench and stimulate and get the output waveform synthesis the code and submit to me

    $14 / hr (Avg Bid)
    $14 / hr Avg Bid
    10 bids

    I need someone who can do task on system verilog. Deadline is 2 days. I want someone who can start now. More details will be provided to interested freelancer

    $34 (Avg Bid)
    $34 Avg Bid
    8 bids

    build a 32 bit architecture CPU, the CPU include the Register File, ALU, Control Unit, Instruction Register, Data Memory, PC Register, Shift logic unit, Conditional Logic Unit, and a 3-level cache read and write memory for the Data memory. The units need to be built in Verilog HDL then represented as a symbol on a schematic diagram and connected together using wires. Accompanied with each unit s...

    $253 (Avg Bid)
    $253 Avg Bid
    8 bids

    Top FPGA Community Articles