My recent searches
Filter by:
    Job State
    105 jobs found, pricing in NZD

    System Verilog expert needed. We need explanation.

    $111 (Avg Bid)
    $111 Avg Bid
    3 bids
    Project for Duc D. 8 days left

    Hi Duc D., I noticed your profile and I am considering offering you my FPGA project. Off the bat I would like to offer you 50$ for an hour of your time to develop a plan and budget for this work. We can discuss further details over chat after you have reviewed my specification document. I hope this project sounds interesting to you and I am able to send the required hardware to you if we decide to...

    $72 (Avg Bid)
    $72 Avg Bid
    2 bids

    I need someone who is expert in academic writing and EE engineering communication and radar field and also embedded systems FPGA, the page's number will be around 50, and the topic and results and design are ready just need to be written.

    $174 (Avg Bid)
    $174 Avg Bid
    42 bids

    this is my problem : " 'XPAR_AXI_GPIO_0_BASEADDR' undeclared (first use in this function)"

    $37 (Avg Bid)
    $37 Avg Bid
    2 bids

    A stepper motor controller in verilog ,

    $263 (Avg Bid)
    $263 Avg Bid
    15 bids
    vhdl expert needed3 Ended

    Expert in VHDL is needed to do a project

    $34 (Avg Bid)
    $34 Avg Bid
    9 bids

    projekt może być oparty na chipie ADV7181

    $37 (Avg Bid)
    $37 Avg Bid
    1 bids

    • Target DDR3 controllers development for Frame buffer (one frame delay) • Features Frame Buffer input: 1920 x 1080@60 fps, YUV 4:2:2 output: 1920 x 1080@60fps, YUV 4:2:2 • HW Platform DDR3 controller for Xilinx Zynq-7000 or 7-series FPGA • Design output Verilog DDR3 controller source codes, testbench and document

    $3084 (Avg Bid)
    $3084 Avg Bid
    7 bids
    vhdl expert needed2 Ended

    Expert in VHDL is needed to do a project

    $34 (Avg Bid)
    $34 Avg Bid
    9 bids

    Design and develop a interface logic for reading and writing to and from eMMC device to support 300Mbps data rate to Video encoder. - timelines - 2-3 weeks.

    $503 (Avg Bid)
    $503 Avg Bid
    3 bids

    autoamate a door handle using vhdl or verilog

    $147 (Avg Bid)
    $147 Avg Bid
    26 bids

    I have some existing code but need to add a serial connection to the hardware. More details to be provided.

    $89 (Avg Bid)
    $89 Avg Bid
    15 bids

    Hi, I would like to implement RSA algorithm synthesized code in Verilog up to 512 bit of encryption. - Encryption data output size can vary from 16-bit to 512 bits. - Prime number generation: two random prime number generated through LFSR and should be stored in FIFO - For every iteration different public and private key pairs should be produced. Kindly cont...

    $148 (Avg Bid)
    $148 Avg Bid
    9 bids

    We need to develop a QPSK demodulator FPGA xilinx based.

    $962 (Avg Bid)
    $962 Avg Bid
    17 bids

    We are working on nexys video board and we are trying to access DDR3 memory using IPCORE in vivado design suite software. We want to read and write data into DDR3 memory using nexys video board.

    $232 (Avg Bid)
    $232 Avg Bid
    6 bids

    I'm looking for someone who can write me a verilog HDL code for a servo controller

    $39 (Avg Bid)
    $39 Avg Bid
    7 bids

    Need to design a FPGA based NMR Spectrometer for NMR Applications. Phase 1 : Interface high speed ADC and DAC with Altera FPGA and write the software for generating RF pulses and Capture Echo Signal from ADC. See the attached similar work for more details.

    $10986 (Avg Bid)
    $10986 Avg Bid
    10 bids

    I would like someone to help me build a simple FPGA Kernel for a certain gaming system.

    $207 (Avg Bid)
    $207 Avg Bid
    4 bids

    I have a QAR file that I cannot compile into a POF or PLD file, I would like someone with experience in FPGA to do it. It must be someone with real good knowledge of FPGA.

    $681 (Avg Bid)
    $681 Avg Bid
    14 bids

    Top FPGA Community Articles